We propose two reduced-complexity (RC) LDPC decoders, which can be used in combination with large-girth LDPC codes to enable ultra-high-speed serial optical transmission. We show that optimally attenuated RC min-sum sum algorithm performs only 0.46 dB (at BER of 10
Introduction
In response to high-bandwidth demands due to rapid growth of data-centric applications and deployment of broadband access networks, the network operators are upgrading their dense wavelength division multiplexing (DWDM) networks from 10Gb/s per channel to more spectrally efficient 40 Gb/s and 100 Gb/s [1] . The 400 Gb/s and 1 Tb/s serial optical transmissions are regarded to be the next steps after 100Gb/s and have already started attracting interests from research community in both academia and industry [2] . In order to achieve ultra-high-speed optical transmission at 400Gb/s and beyond with commercially available equipment operating at 40 Giga symbols/s (40 GS/s), we have recently proposed the use of iterative polarization quantization (IPQ)-based modulation scheme with component codes being large-girth low density parity check (LDPC) codes [3] . This scheme, however, requires the implementation of sum-product algorithm (SPA), commonly used in decoding of LDPC codes, at 40 Gb/s, which is challenging to implement even with state-of-the-art electronic integration circuits technology.
In order to reduce the complexity of SPA, a number of different approximate algorithms were proposed [2, 4, 5] . The main focus was to reduce the complexity of check-node (c-node) update rule. Because c-node update rule is the key step in SPA, imperfect approximations lead to significant BER performance degradation. In this paper we follow a different strategy. Instead of trying to reduce the complexity of c-node update rule, we try to reduce the complexity of variable-node (v-node) update rule. Two reduced complexity (RC) LDPC decoding algorithms are introduced: (i) RC min-sum algorithm and (ii) RC a posteriori probability (APP) algorithm. We show that even complete elimination of v-node update rule leads to only 0.46 dB degradation when large-girth LDPC codes are used. We further study the use of RC decoding algorithm in polarization multiplexed (PolMUX) 32-IPQ with symbol rate of 50 Giga symbols/s (50 GS/s) and show that that net coding gains (NCGs) beyond 11 dB (at BER 10 9 ) are possible. The paper is organized as follows. In Section 2, we provide two RC LDPC decoding algorithms and evaluate their BER performance, decoding complexity, and memory requirements. In Section 3, we describe polarization-multiplexed IPQ scheme suitable for ultra-high-speed serial optical transmission and evaluate its performance when the proposed RC LDPC decoding algorithms are used. Concluding remarks are given in Section 4.
Reduced-complexity LDPC decoders
Before we fully describe the proposed RC algorithms, we introduce several definitions that will facilitate the description. A regular (n, k) LDPC code is a linear block code whose paritycheck matrix H contains exactly W c 1's per column and exactly W r = W c (n/(n-k)) 1's per row, where W c << (n-k). Decoding of LDPC codes is based on SPA, which is an iterative decoding algorithm where extrinsic probabilities are iterated forward and back between variable and check nodes of bipartite (Tanner) graph representation of a parity-check matrix H. The Tanner graph of an LDPC code is drawn according to the following rule: check node c is connected to variable node v whenever element h cv in H is a 1. For v-node v (c-node c) we define its neighborhood N(v) (N(c)) as the set of c-nodes (v-nodes) connected to it. For the completeness of presentation we briefly describe the log-domain SPA (for detailed description an interested reader is referred to [2] ).
Gallager SPA 0. Initialization: For v = 0,1,…,n-1; initialize the messages L vc to be sent from v-node v to c-node c to channel log-likelihood ratios (LLRs)
1. c-node update rule: For c = 0,1,…,n-k-1; compute
The box-plus operator is defined iteratively by
The box operator for |N(c)\{v}| components is obtained by recursively applying 2-component version defined above.
v-node update rule: For
for all c-nodes for which h cv = 1. Because the c-node update rule involves log and tanh functions, it is computationally intensive, and there exist many approximation approaches. A popular one is the min-sumplus-correction-term approximation [4] . Namely, it can be shown that "box-plus" operator  can also be calculated by
implemented as a look-up table (LUT). In our approach, we concentrate on variable node update rule in order to reduce the complexity of SPA. It is clear from algorithm above that the computational complexity of c-node update rule is much higher than that of v-node, while memory storage requirements are comparable. Because the v-node update rule step is not that critical compared to c-node update rule, we propose to completely eliminate it. Our reduced complexity SPA, which will be called here RC-min-sum algorithm given below, is therefore composed only steps 1 and 3. To compensate for BER performance loss due to elimination of v-node update rule we propose to re-formulate the c-node update rule by introducing the attenuation factor α in box-plus operator as follows:
In addition to reducing memory storage requirements, the proposed RC algorithm improves the latency, which is of crucial importance for ultrahigh-speed implementation. The RC min-sum algorithm can be formulated as follows.
Reduced-complexity min-sum algorithm
The box-plus operator is defined by
or pre-determined number of iterations has been reached then stop, otherwise go to step 1. The second RC algorithm to be described here is based on the RC decoding algorithm proposed by Fossorier et al. [5] . The original algorithm was applicable to AWGN channels only. Our proposed algorithm, which will be called here reduced complexity a posteriori probability (RC-APP) algorithm, is independent on channel assumption and can be formulated as follows.
Reduced complexity a posteriori probability algorithm where α is the attenuation factor.
Compute also
or predetermined number of iterations has been reached then stop; otherwise go to step 1. Note that this algorithm requires only the use of summations, comparators and mod 2 adders. The attenuations can be implemented by appropriate register shifts (e.g., 0.5 corresponds to one register shift to the right). The decoding complexity can be estimated in terms of number of required operations per single iteration. For example, the c-node update rule in RC-min-sum algorithm is dominated by number of comparators, which is (d c -2), where d c is the c-node degree. The conventional min-sum algorithm requires d v -additions (where d v is the v-node degree) in v-node update rule, while the bit-decision step requires (d v + 1) additions. Therefore, the RC-min-sum algorithm requires nd v additions less compared to conventional min-sum algorithm. The complexity of Gallager SPA is even higher since the cnode update rule requires 15(d c -2) additions per check node. To study the memory allocation requirements, we assume that partially parallel implementation is used, with bit-processing elements (BPEs) and check processing elements (CPEs) being assigned as shown in Fig. 1 . In Table 1 , we summarize the memory allocation for quasi-cyclic LDPC(16935, 13550) code, where we use the following notation: MEM B and MEM C denote the memories used to store bit node and check node edge values; MEM E stores the codeword estimate; MEM I stores the initial LLRs, and MEM F stores final LLRs (required in bit decision step). When RC-min-sum algorithm is used, the MEM B block is not needed at all. Finally, since v-node update rule does not exist in RC-min-sum algorithm, the decoding latency will be lower. Although exact latency improvement is dependent on the implementation platform, our study indicates that proposed RC-min-sum algorithm has lower complexity compared to conventional min-sum algorithm and SPA. 
CPEs
BPEs Fig. 1 . Assignment of v-nodes and c-nodes to BPEs and CPEs, respectively. I denotes the identity matrix of size pxp (p is a prime), P is the permutation matrix given by P = (p ij ) pxp , p i,i+1 = p p,1 = 1 (zero otherwise), and r and c represent the number of block-rows and block-columns in parity-check matrix. The set of integers S are carefully chosen from the set {0,1,…,p-1} so that the cycles of short length (4 and 6) are avoided. We turn our attention now to the BER performance evaluation of proposed reduced complexity algorithms. In Fig. 2 , we show the results of Monte Carlo simulations for different LDPC decoding algorithms and optimum attenuation factors (obtained numerically). The large-girth LDPC(16935, 13550) code is used in simulations. It is interesting to notice that min-sum-plus-correction-term algorithm faces negligible performance loss, which is in agreement with [2, 4] . The min-sum algorithm with optimum attenuation factor α = 0.8 shows similar performance as SPA, while RC-min-sum with optimum attenuation factor of 0.44 faces only 0.46 dB degradation at BER of 10 9 . The storage complexity and latency of optimally attenuated RC-min-sum algorithm are much lower, which makes the proposed algorithm as an excellent candidate for high-speed implementation. The optimally attenuated RC-APP algorithm performs 0.2 dB worse than optimally attenuated RC-min-sum algorithm. It is interesting to notice that it is possible to improve performance of SPA by 0.1 dB at BER = 10
9 for attenuation factor of 0.9. In Fig. 3 we study the influence of quantization effect on BER performance of various decoders. When 4 bits (3 bits for magnitude and one bit for sign) are used, there is only extra 0.05 dB penalty for both 0.8-min-sum and 0.4-RC-APP algorithms (at BER of 10 7 ). When 3 bits are used (2 for magnitude and 1 for sign), the corresponding degradations are 0.26 dB and 0.38 dB respectively. Finally, when only 1 bit is used for magnitude and 1 for sign, 0.8-min-sum algorithm exhibits about 0.89 dB degradation, while degradation for 0.4-RC-APP is much worse. Given this description of proposed RC LDPC decoding algorithms, in next Section we study their application in PolMUX multilevel coded modulation with coherent detection. 
PolMUX IPQ coded-modulation based on large-girth LDPC codes and RC decoders
The PolMUX IPQ-based coded modulation scheme suitable for beyond 400 Gb/s per wavelength optical transmission is shown in Fig. 4 . The m x + m y (index x (y) corresponds to x-(y-) polarization) independent data streams are encoded using different LDPC codes of code rates R i = K i /N (i{x,y}), where K x (K y ) denotes the number of information bits used in the binary LDPC code corresponding to x-(y-) polarization, and N denotes the codeword length.
The m x (m y ) input bit streams from m x (m y ) different information sources, pass through identical encoders that use LDPC codes with code rate R x (R y ) designed using a quasi-cyclic code design [2] . The outputs of the encoders are then bit-interleaved by an m x × N (m y × N) bit-interleaver where the sequences are written row-wise and read column-wise from a blockinterleaver. The mapper maps each m x (m y ) bits, taken from interleaver, into a 2 x m -ary ( 2 y mary) IPQ signal constellation point based on the LUT, which is for M = 32 given in Table 2 (m i denotes the ith circle radius, L i denotes the number of constellation points per ith circle, r i denotes the decision regions in amplitude coordinate). The corresponding constellation diagram is shown in Fig. 5 , as we described in [3] . The IPQ mapper x (y) assigns m x (m y ) bits to a constellation point represented in polar coordinates as s i,x = |s i,x |exp(j i,x ) [s i,y = |s i,y |exp(j i,y )]. One output of IPQ mapper is used as input of amplitude modulator (AM), while the second output is used as input to phase modulator (PM), as shown in Fig. 4(a) . Notice that we use (m x + m y ) encoders/decoders operating in parallel at data rate of R b instead of only one encoder/decoder operating at date rate of (m x + m y )R b. At the receiver side (see Fig. 4(b) ), the outputs at I-and Q-branches in two polarizations, are sampled at the symbol rate, while the symbol LLRs are calculated by λ(s) = log[P(s|r)/P(s 0 |r)], where s and r denote the transmitted signal constellation point and received symbol at time instance i (in either x-or ypolarization), respectively, and s 0 represents the reference symbol. The turbo equalization (TE) principle is used to compensate for various channel impairments such as PMD, residual chromatic dispersion, and fiber nonlinearities [2] . Since the turbo equalization is not the main topic of this paper, we assume that channel impairments are ideally compensated for. The results of simulations of PolMUX based LDPC-coded IPQ scheme with 50 GS/s in symbol rate are shown in Fig. 6 . Corresponding encoders, decoders, mappers and demappers operate at data rate of 50 Gb/s. Notice that proposed LDPC decoding schemes are independent on data rate. The aggregate data rate of this particular simulation example is obtained as 2 × 5 × 0.8 × 50 Gb/s = 400 Gb/s (the factor 2 originates from two orthogonal polarizations, the factor 5 from 5 bits carried per single 32-IPQ symbol, and the factor 0.8 from code rate). The NCG at BER of 3 × 10 9 , when min-sum-with-correction-term algorithm is used, is 11.6 dB. Larger coding gains can be expected at lower BERs. The optimally attenuated min-sum algorithm performs comparable to min-sum-with-correction-term algorithm. The RC-min-sum algorithm provides the NCG of 11 dB. This RC decoding based scheme, therefore, represents an excellent candidate to be used for 400G Ethernet technologies. 
Conclusions
In this paper, we proposed two RC LDPC decoders, suitable for use in ultra-high-speed serial optical transmission: (i) attenuated RC min-sum algorithm and (ii) RC APP algorithm. We show that optimally attenuated RC min-sum sum algorithm performs only 0.46 dB (at BER = 10 9 ) worse than the conventional sum-product algorithm, when used in combination with large-girth LDPC codes. The RC APP algorithm performs 0.2 dB worse than RC min-sum algorithm. The proposed algorithms simplify the implementation complexity and have lower storage memory requirements and lower latency, and can be used to support ultra-high-speed implementation. We further evaluate the proposed algorithm for use in PolMUX multilevel coded modulation with coherent detection, in combination with PolMUX 32-IPQ-based signal constellation. We show that low BERs can be achieved for medium optical SNRs, while achieving the NCG above 11 dB.
